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ABSTRACT 
A CMOS implementation of a high-gain current mode op- 
erational amplifier (opamp) with a single-ended input and 
a differential output is described. This configuration is the 
current mode counterpart of the traditional voltage mode 
opamp. In order to  exploit the inherent potential for high 
speed, low voltage operation normally associated with cur- 
rent mode analog signal processing, the opamp has been 
designed to operate off a supply voltage of 1.5V, and the 
signal path has been confined to N-channel transistors. 
With this design, a gain of 94dB and a gain-bandwidth 
product of 65MHz has been achieved at  a power con- 
sumption of 30pW. 
INTRODUCTION 
One of the most popular methods for transformation be- 
tween the current domain and the voltage domain in ana- 
log signal processing is the principle of adjoint networks 
[l]. Using this principle, many filter constructions well 
known and characterized in the voltage mode domain are 
easily transformed into current mode equivalents. Many 
of them can be implemented using current conveyors [a] 
as the basic active building block. However, other fil- 
ters such as Deliyannis bandpass biquad require an active 
building block with a high gain [3]. In the voltage do- 
main this is easily accomplished with a standard voltage 
mode opamp, and in the current domain the active build- 
ing block needed is a current opamp with a single input 
and a differential output. In the present paper we show 
a CMOS implementation of a current opamp. As one of 
the advantages claimed for current mode signal process- 
ing is the potential for low voltage operation, the opamp 
has been designed to  require only one N-channel threshold 
voltage drop in addition to four saturation drain-source 
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Fig. 1 .  Current mode opamp configuration with a differential 
long tail pair output stage and a common gate input stage. 
The voltages VBIA~J,T and VBIASY are constant bias voltages. 
voltage drops, making operation possible a t  a supply volt- 
age as low as 1.5V, even in a standard CMOS process with 
threshold voltages of about 0.9V. 
CURRENT OPAMP CONFIGURATION 
A current mode opamp is basically an active device with 
a low input impedance, a high current gain, and a high 
output impedance [4, 51. None of the fundamental com- 
ponents (bipolar transistors or MOS transistors) directly 
provide these characteristics in any of their basic configu- 
rations. Consequently, a two-stage structure is required, 
consisting basically of a common gate (or common base) 
input stage to provide a low input resistance and a com- 
mon source (or common emitter) output stage to provide 
a high gain and a high output resistance. Thus, the cur- 
rent opamp can be considered as a transimpedance input 
stage followed by a transconductance output stage and the 
current gain is equal to the product of the transimpedance 
and the transconductance. 
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As a differential output is required, an obvious choice 
for the output stage is a differential long tail pair with 
constant current loads. With the tail current equal to 
the sum of the load currents, this stage provides a high 
output impedance transconductance stage with the out- 
put currents  io^^+ = 4 0 ~ ~ -  = -gm2vz/2, where vz 
is the differential input voltage to the stage and gm2 is 
the transconductance of the output transistors. For high 
speed operation, N-channel transistors are preferable for 
the long tail pair. As the output stage is driven from a 
single ended input, one input to  the long tail pair is simply 
connected to a constant bias voltage. 
For the input, a common gate stage stage is required. The 
input resistance of a common gate stage is 
(1) 
1 + SdslRL 
gml -k gmbl -k gdsl 
R, = 
where gml, gmbl, and gdsl are the MOS input transis- 
tor gate transconductance, bulk transconductance, and 
drain-source conductance, respectively, and RL is the load 
resistance at  the output (drain) of the common gate stage. 
From (1) it is evident that with RL approaching infinity, 
R, also approaches infinity. Hence, a moderate value of 
RL is required for a low input resistance. However, a 
large value of RL is required in order to  obtain a high 
transimpedance. These objectives can be met by the in- 
sertion of a current mirror between the common gate input 
stage and the output stage. With the additional require- 
ment that both the input transistor and the current mir- 
ror transistors should be N-channel transistors (for high 
speed operation), the opamp configuration shown in fig. 1 
results. It is evident that all transistor in the signal path 
are N-channel transistors. I t  is also seen that the min- 
imum supply voltage required is the gatesource voltage 
for the output transistor plus the voltage drops required 
for the current sources Iss3 and Iss4. 
With this configuration, the resulting differential current 
gain is 
tin 
where R, is the parallel combination of the current mir- 
ror output resistance and the current source Iss3 output 
resistance. 
The opamp also has a finite common mode gain given by 
where R S S ~  is the output resistance of the current source 
Iss4. Hence, the common mode rejection ratio is 
CMRR = 4 g m 2 R ~ ~ 4  (4) 
It is seen that an arbitrarily high CMRR can be achieved 
through the use of current sources, the output impedance 
of which can be arbitrarily high [6]. 
The input impedance R, is approximately 
(5) 
1 R, = 
9ml-k  gmbl 
as the last term in the nominator of (1) is much smaller 
than 1 and is much smaller than gml. 
The output impedance relations of the differential output 
stage are described by a common mode output impedance 
and a differential mode output impedance (correspond- 
ing to the common mode and differential mode input 
impedances for a voltage mode opamp with a balanced, 
differential input). With ideal current sources Iss~ ,  ISSS , 
and 1SS6 (where Iss4 = 2 1 . ~ ~ 5  = 2 1 . 9 ~ ~ )  the common 
mode output resistance is infinite and there is a perfect 
matching between the output currents. A difference be- 
tween the bias current sources results in an offset error 
between the output currents. Finite current source output 
resistances result in finite values of common mode output 
resistance. With Rss5 = Rss6 a small signal analysis 
yields the common mode output resistance 
gds2 
and the differential mode output resistance 
The opamp has a single dominant pole caused by the only 
high impedance node in the signal path, i.e. the input to 
the transconductance stage. With C, being the paral- 
lel connection of the input capacitance of the transcon- 
ductance stage and the output capacitance of the current 
mirror output stage and R, being the output resistance of 
the current mirror in parallel with the output resistance 
of the current source I s s ~ ,  we find the dominant pole at 
a frequency given by 
1 
A 
Pd = - 2xR,C, 
This leads to a gain bandwidth product given by 
(9) 
The first higher order pole is most likely caused by the cur- 
rent mirror stage which contributes a pole a t  a frequency 
of 
where Cmirror is the current mirror input capacitance in 
parallel with the output capacitance of the common gate 
input stage. 
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Transistor parameters 
I T r 1 1  VDD 
Opamp parameters 
With this design, we find 
I 
I I I  vBIASP 
M7 Mi3 Mi6 Mi8 
- 
Fig. 2. Transistor diagram of the current mode opamp. The 
circuit for generating the bias voltages V B I A ~ N  and VBIAsp is 
not shown. The voltage VBJASY may be connected to VDD in 
a system with VDD = 1.5V. 
EXPERIMENTAL RESULTS 
The circuit of fig. 1 has been implemented at  the transistor 
level as shown in fig. 2. For the current sources ISSI, 
Issz, I s s 3 ,  Isss, and I s s 6 ,  high swing cascode circuits [6] 
have been employed. For Iss~ ,  a single transistor current 
source is used in order to  enable the output transistors to 
pull down the output voltage as low as possible. The large 
voltage swing capability at the output is obtained at  the 
expense of P. reduced common mode rejection ratio, see 
(4). 
gds 13 
gm13 + Qmb13 gdslZ)-l  
QdslO 
QmlO + QmblO Rz = ( g d s l l  + 
The circuit has been laid out and fabricated in an industry 
standard 2pm CMOS process. All transistors are laid out 
with minimum channel length, and all N-channel tran- 
sistors have a channel width to  length ratio of 10. The 
P-channel transistors M12, M13, M21, and M22 have a 
channel width to  length ratio of 30. The P-channel tran- 
sistors M6 and M7 have a channel width to  length ratio of 
60. The P-channel transistors M15, M16, M17, and M18 
have a channel width to length ratio of 15. The circuit 
occupies a silicon area of approximately 250pm x 250pm 
(not including bias circuits). 
~~~ 
g m l ,  g m 9 ,  gm109 gm14 
g m b l ,  gmblO 
QdslO 
g d s l l ,  Qds14 
Sm2 
gmb2 
gds2 
gm13 
gmb13 
g d s l 2  
gm16 
gmb16 
gds l5  
0.150mS 
0.024mS 
0.576pS 
0.482pS 
0.105mS 
0.018mS 
0.262pS 
0.126mS 
0.037mS 
0.268pS 
0.065mS 
0.018mS 
0.134pS 
Calculated Simulated 
R s s 4  2.1MR 
R S S 5  4.1GR 
Rz 489MR 497MR 
CZ 0.25pF 0.26pF 
Cmirror 0.50pF 
AO,dm 94.2dB 94.2dB 
&,cm 35.4dB 34.0dB 
CMRR 58.8dB 60.2dB 
R, 5.7kR 5.8kR 
Rout ,cm 1.3GR 1.3GR 
Rout,dm 7.6MR 7.6MR 
Pd 1.30kHz 1.25kHz 
GBW 67MHz 65MHz 
PI 50MHz 
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Fig. 3. 
mode opamps 
Simulated open loop frequency response of current 
Using the design equations (2)-( 10) together with equa- 
tions (11)-(15), we find the opamp characteristics given in 
Table 1 together with simulated values. The supply volt- 
age used in the simulations is 1.5V and the bias current 
level I s s  is 5pA. In the calculation of the capacitances 
C, and Cmirror according to (14) and (15), it  is found 
that the dominant terms are the drain-bulk capacitances 
Cdbls and Cdb7 of the P-channel transistors M13 and M7, 
respectively. So, even though the signal path transistors 
are all N-channel, the frequency response is still limited 
by the parasitic capacitance of P-channel transistors. An 
obvious route for an optimization of the gain-bandwidth 
product would then be to increase the width of the output 
transistors. This would increase gmz and, hence, AO,dm in 
proportion to the width increase while only slightly in- 
creasing c,, i.e. only slightly decreasing p d .  
Fig. 3 shows the simulated open loop gain and phase re- 
sponse of the opamp. I t  is seen that the simulations con- 
firm the predictions made from the simple design equa- 
tions (2)-(lo), and the opamp indeed provides a very high 
gain and bandwidth, even at  a power supply of only 1.5V 
and 30pA. 
Preliminary measurements on experimental devices ob- 
tained through EUROCHIP show performance character- 
istics close to  the simulated values in Table 1. Characteri- 
zation of the opamp is still in progress and will be reported 
later. Fig. 4 shows a chip photo of the opamp. 
CONCLUSION 
A CMOS implementation of a current mode opamp with 
complementary outputs has been described. The opamp 
provides a high current gain, and high unity gain band- 
width. It can operate at a supply voltage of 1.5V and 
provides an arbitrarily good matching of the output small 
signal currents. 
Fig. 4. Chip photo of experimental opamp 
Simulation results and measured results from a 2pm com- 
mercial CMOS process confirm the expected behaviour 
and demonstrate a low frequency gain of 94dB and a 
gain-bandwidth product of 65MHz at a modest power 
consumption of 30pW (excluding the bias circuitry). 
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